Previous page | Content | Home
VHDL Library
This library contains synthesizable sample VHDL code for download. Each sample comprises the component with its testbench and the tester module. Please feel free to contact us and to supplement the example base by adding new VHDL samples.
| Module | Description | Component | Testbench | synthesizable |
|---|---|---|---|---|
| Sequential adder 17 bit |  |
adderseq_behavioral.vhd | adderseq_tb_struct.vhd adderseq_tester_flow.vhd system_clock_generator_flow.vhd |
yes |
| Sequential Binary to BCD Converter 17 bit | |
bin2bcdconvseq_behavioral.vhd | bin2bcdconvseq_tb_struct.vhd bin2bcdconvseq_tester_flow.vhd system_clock_generator_flow.vhd |
yes |
| Sequential divider 17 bit | |
dividerseq_behavioral.vhd | dividerseq_tb_struct.vhd dividerseq_tester_flow.vhd system_clock_generator_flow.vhd |
yes |
| Latch Generic N bit | |
latch_behavioral.vhd | latch_tb_struct.vhd latch_tester_flow.vhd system_clock_generator_flow.vhd |
yes |
| Sequential multiplier 17 bit | |
multiplierseq_behavioral.vhd | multiplierseq_tb_struct.vhd multiplierseq_tester_flow.vhd system_clock_generator_flow.vhd |
yes | Upwards counter Generic N bit | |
upcounter_nbit_behavioral.vhd | upcounter_nbit_tb_struct.vhd upcounter_nbit_tester_flow.vhd clock_generator_flow.vhd |
yes |
Previous page | Content | Home