multiplierseq_behavioral.vhd

Sequential multiplier
clk	Clock signal for clocking calculation process
rst	Reset signal
start	Start bit for the calculation process
A_in	17 bit multiplicand 1
B_in	17 bit multiplicand 2
done	Calculation done
error	Calculation error
C_out	Calculation result