latch_behavioral.vhd

Latch
N 	Register width of the latch in bits
Clock	Clock signal
Data_In	Input vector
Load	Register load signal
Reset	Register reset signal
Data_OutOutput vector