dividerseq_behavioral.vhd

Sequential Divider
clk	Clock signal for clocking calculation process
rst	Reset signal
start 	Start bit for the calculation process
A_in	17 bit dividend
B_in	17 bit divisor
done	Calculation done
error	Calculation error
C_out	Calculation result