adderseq_behavioral.vhd

Sequential Adder
clk     Clock signal for clocking calculation process
rst	Reset signal
start 	Start bit for the calculation process
A_in    17 bit addend 1
B_in    17 bit addend 2
done    Calculation done
error   Calculation error
C_out   Calculation result